

FIG. 2




FIG. 3




FIG. 4





FIG. 5



5/17

FIG. 6






FIG. 7



6/17


FIG. 8

Process "subblock rate matching"



7/17

FIG. 9



8/17

FIG. 10





FIG. 11



9/17

FIG.12a

Shift operations only (no rate-matching required in SB(i))




FIG.12b

Repetition of a=1 data item of SB(i)





FIG.12c

Repetition of a=3 data items of SB(i)



- Legend:**
- : register (memory location) of DSR and VSR, respectively
 - : j-th register of DSR/VSR (r_j)
 - : shift from register j to register k at [clk i+1]
 - : shift from register j to register k and l (repetition) at [clk i+1]

10/17

FIG.13






FIG.15



11/17



12/17

FIG.16a




FIG.16b






FIG.16c

Legend:

- \boxed{j} : j-th register of DSR
- ∇ : multiplexer

FIG.17a



15/17

FIG. 17b





FIG.18a



17/17

FIG.18d




FIG.18c




FIG.18b

